



# **REPTAR Development Board**

## Datasheet





REDS Institute September 2013 Ver 1.1





## Table of Content

1. INTRODUCTION	5
2. GENERAL DESCRIPTION	6
<ul> <li>2.1 BLOC DIAGRAM</li></ul>	
3. BOARD COMPONENTS AND INTERFACES	11
<ul> <li>3.1 BOARD OVERVIEW</li></ul>	12 13 14 19 20 21 21
4. DIMENSIONS	23
5. POWER SUPPLIES	25
6. ADDITIONAL INFORMATION	26
<ul><li>6.1 Revision History</li><li>6.2 Contact</li></ul>	



## **Figures Table**

FIGURE 1 - REPTAR BLOC DIAGRAM	6
FIGURE 2 - FPGA BOARD DETAILS	12
FIGURE 3 - CPU BOARD DETAILS	13
FIGURE 4 - USB SUB-SYSTEM	19
FIGURE 5 - CLOCKS SUB-SYSTEM	20
FIGURE 6 - JTAG CHAIN	21
FIGURE 7 - FPGA BOARD DIMENSIONS	23
FIGURE 8 - CPU BOARD DIMENSIONS	23
FIGURE 9 - REPTAR BOARD SIDE VIEW	24



## 1. INTRODUCTION

REPTAR is a modular extensible platform for teaching and R&D in the HES-SO and beyond...

## TEACHING

REPTAR is a Universal board for workshops, courses in computer architecture and embedded processor-based systems. The REPTAR platform allows federating various laboratories by providing a common platform.

REPTAR combines an OMAP processor type (which itself consists of a core-A8 ARM and a DSP) with a programmable component (FPGA) Xilinx Spartan 6. The platform also includes a large number of control devices, display and communication. Modular in design, it offers many possibilities for expansion.

From a programming perspective, the workshops can be done in different ways:

- Development at the application level or in the processor core with OS or RTOS without use of the FPGA.
- Development in the processor without embedded OS and without use of the FPGA
- > Application Development in the FPGA without CPU usage
- Mix development using the processor and the FPGA

#### RESEARCH AND DEVELOPMENT

REPTAR is a development platform suitable for many research projects, useful to avoid the realization of a dedicated prototyping, debugging or demonstration board.



## 2. GENERAL DESCRIPTION

REPTAR is a board that offers the opportunity to customize your development environment via many expansion connectors, I/O and daughter cards.

The REPTAR board is made of two boards:

• The CPU and the FPGA board

The FPGA board is considered as the mainboard of the REPTAR system. All the power supplies are located on this board. The CPU board is then considered as a daughter card for the system itself.

## 2.1 BLOCK DIAGRAM

The figure below shows a functional block diagram of the REPTAR board.




Figure 1 - REPTAR bloc diagram

This illustration shows the complexity of the REPTAR system. Not less than 28 peripherals are present on it. These peripherals will be described in the next chapters.



#### **2.2** BOARD COMPONENTS BLOCKS

- Processor module DM3730 based on Cortex-A8 (compatible with OMAP 3 series)
  - 1 GHz operating frequency
  - 256MB of DDR memory
  - 256MB of flash memory
  - SDcard interface
  - Display interface for TFT / HDMI output
  - UART/I2C/SPI interfaces
  - 100Mbit Ethernet interface
  - 16 bit linear audio stereo DAC/ADC
  - MIC and Line In & Out
  - USB 2.0 Host and OTG interfaces
  - Capacitive touch screen interface
- **FPGA** Xilinx Spartan6
  - XC6SLX150TFGG900-3
  - 147'443 Logic elements
  - 184'304 Flip-flop
  - 1'335Kbit of distributed RAM
  - 4'824Kbit of Blocks RAM
  - 180 DSP slices (18x18 multiplier, adder, acc)
  - 4 MCB (Memory Controller Blocks)
  - 8 Transceivers (GTP) @ 3GHz
  - 6 PLLs
  - 540 user IOs

#### Configuration subsystem

- Xilinx Spartan3 AN XC3S200AN-5FTG256C
  - Used for Board monitoring and bus arbitration
  - Used for Spartan6 download from the DM3730
  - 4Mb of Integrated flash for bitstream storage
  - 195 user IOs
  - 4'032 Logic cells
- Xilinx PlatformFlash XCF32P
  - Stores up to 4 compressed bitstreams for Spartan6
- 14-pin JTAG header for Spartan6, PlatformFlash and FMC
- 14-pin JTAG header for Spartan3
- On-board programming module JTAG SMT1 from Digilent
  - Uses a standard Type-A to micro-USB cable to connect with the PC
  - Can be accessed directly from all Xilinx Tools (Impact, Chipscope, etc.)



## Display interfaces

- EDT 7" display with capacitive touch screen
  - 800 x 480
  - I2C for touch
- HDMI video output
- LCD display
  - 4 x 20 lines
- 7-segments

#### Memory subsystem

- External DDR2 SDRAM device (on Spartan6 FPGA)
  - 256MB
  - 800 MHz
- Parallel Flash memory (on CPU module)
  - 256MB
- DDR SDRAM device (on CPU module)
  - 256MB
  - 400 MHz
- SD card interface (on CPU module)

#### Clock management system

- One 150MHz (for SATA subsystem)
- One 125MHz (for PCIe subsystem)
- One 100MHz for Spartan6 internal logic
- One 100MHz for Spartan3AN internal logic
- One slow clock at 25MHz for both Spartan6 and Spartan3 internal logic
- The Spartan6 FPGA distributes the following clocks from its internal PLLs :
  - External DDR2 memory
  - PCle interface
  - SATA interface

#### Wired and Wireless communication subsystem

- 100Mbit Ethernet feature (on CPU module)
- WIFI & Bluetooth Module TiWi-R2 from LS-Research
  - IEEE 802.11 b/g/n compatible
  - BT 2.1 compatible
  - Texas Instrument WL1271WSP Transceiver
- GPS & GSM Module Ericsson F3607gw
  - PCI Express mini card full size module
  - HSPA, UMTS, EDGE, GPRS and GSM networks
  - GPS and SMS capabilities



#### Expansion connectors

- Two FMC LPC connectors
  - Provides 34 differential lines or 68 single-ended signals each
  - It also provides one serial high speed differential pair, clocks, a JTAG Interface and an I2C interface
- One DHB DDK connector
  - Provides 78 GPIOs signals from Spartan6 FPGA

#### General User Interface

All these components are located either on the CPU or on the FPGA board and provide an easy way to debug all user designs.

- LEDs and buttons
- Mictor connector (FPGA SP6)
- Mictor connector (FPGA SP3)
- 16-pin and 8-pin header connectors
- Reset buttons (CPU and FPGA)

#### Serial interfaces

All these interfaces are connecting the CPU, FPGA and various sensors together.

- I2C
- SPI
- CAN

#### Audio subsystem

- 16 bit audio stereo analog (on CPU)
  - One mini jack line In
  - One mini jack line Out (pre-amp)
  - One jack Microphone
- Digital audio (on FPGA)
  - One Toslink receiver
  - One Toslink transmitter

#### USB subsystem

- 6 Host connectors
- 1 OTG connector
- 1 USB-UART connection direct to FPGA
- 1 USB-UART connection direct to CPU for debugging

#### High speed links

- Three SMB connectors provide access to the high speed transceivers of the Spartan6
  - One differential input
  - One differential output
  - One reference input clock



- A PCIe connection between Spartan6 and CPU board <sup>1</sup>
  - Provides 2 lanes
  - Internal or external reference clock
- A SATA 1 link between Spartan6 and CPU board <sup>1,2</sup>
- An external SATA 1 connector from Spartan6<sup>2</sup>

## Sensors and actuators

•

- Temperature sensor
- Light sensor
- Buzzer
- Incremental encoder
- Accelerometer

## AD & DA converters

- 12-bit ADC
  - Quad channels
  - SPI interface
  - Single 3V-to-5V power supply
- 12-bit DAC
  - Quad channels
  - 1 MHz sample rate
  - SPI interface
  - Analog Supply Range: 2.7 to 5.25V
  - Digital Supply Range: 1.7 to 5.25 V

<sup>&</sup>lt;sup>1</sup> Not available on CPU board revision 1.1 and older

 $<sup>^2</sup>$  Require a third party vendor IP – not provided by the REDS



## 3. BOARD COMPONENTS AND INTERFACES

## 3.1 BOARD OVERVIEW

Chapter 3 provides operational and connectivity details for the board's major components and interfaces and is divided into the following blocks:

- Main devices
  - DM3730 CPU module
  - Spartan 6
  - Spartan 3AN
- Display
  - TFT 7" with capacitive touch screen
- Memory
  - DDR/DDR2
  - Flash
  - SDcard
- Communications
  - USB interface
  - High-speed serial interfaces
  - Expansion connectors
- General user interfaces
  - Jumpers
  - Connectors
  - Buttons
- Sensors and Actuators
- AD & DA
- Audio
  - Analogic
  - Digital
- Clocking circuitry
- Configuration circuitry
- Debugging
  - Mictor and header connectors
  - JTAG
  - UART
- Power supply



#### 3.1.1 FPGA board overview

The picture below shows where are located all the different functionalities described in the following chapters.




Figure 2 - FPGA Board details



#### 3.1.2 CPU board overview

The picture below shows where are located all the different functionalities described in the following chapters.




Figure 3 - CPU Board details



## **3.2** COMPONENTS AND FUNCTIONALITIES

The table below describes a summary of the main components and their functionalities.

Туре	Components / Interfaces	Schematic Reference	Description	Board Location
Main devices				
FPGA	Xilinx Spartan6 XC6SLX150TFGG9 00-3	U12	Provides computation power and access to peripherals of the board. Linked to the CPU local bus	FPGA
FPGA	Xilinx Spartan 3AN XC3S200AN- 5FTG256C	U29	Used to configure the Spartan6 from either the CPU or the on-board PlatformFlash. Linked to the CPU local bus	FPGA
Processor	Module Variscite VAR-SOM-OM37	U1	Package 200 pins SODIMM. Based on a TI DM3730 (Cortex A8). Linked to all the FPGAs through its local bus	CPU
Display	I	•		
Display	EDT ETM070001ADH6	J6/J11	7" Capacitive touch screen. 800 x 480 pixels with white leds for the backlight (Possibility to use a resistive touch screen in replacement of the capacitive one)	CPU
HDMI Out	•HDMI connector •TI PanelBus Transmitter	78 NG	<ul> <li>Allow to connect an HD TV in parallel of the 7" LCD display</li> <li>Convert the RGB bus of the CPU into a DVI compliant interface.</li> </ul>	СРU
Display	LCD alpha- numeric	DS1	Provide 4x20 characters. Driven by the Spartan6.	FPGA
Memory	I.		· ·	
DDR sdram	256MB	Module Variscite	Run @ 400MHz. Only accessible by the processor.	CPU
Flash	256MB	Module Variscite	Only accessible by the processor. Used to store the processor code and FPGA bitstreams.	CPU
SD card	Molex Secure Digital con. 500998-0900	U10	Provide an alternate storage memory for the processor code (OS, File system). Accessible at the boot of the CPU.	CPU
DDR2 sdram	Micron 16MBx16x8banks MT47H128M16RT -25E:C	U14	Run @ 800MHz. Wired to the Spartan6. Provide a fast and large external storage memory.	FPGA
Communication	ns			
1/0	•3x double USB Host type A	J50,51,52	•These connectors are linked to the High speed USB 2.0 controller of the CPU module through an on-board USB HUB	CPU
	•SMSC USB2517 USB HUB	U14	from SMSC. This HUB offers 7 high-speed ports. •They provide access to various peripherals (mouse, keyboard, webcam).	



Туре	Components / Interfaces	Schematic Reference	Description	Board Location
I/O	1x mini USB OTG	J48	Directly connected to the USB 2.0 OTG controller of the CPU module.	CPU
I/O	Ethernet 100Mb	J13	The Ethernet functionality is natively	CPU
1/0		515	supported by CPU module. Only the	CIU
			connector is located on the CPU board.	
Wifi /	•LS Research	U20	•The Tiwi module is offering Wifi and	CPU
Bluetooth	Tiwi-R2 module	020	-	CPU
Bluetooth	nwi-kz module		Bluetooth functionalities. It supports	
			802.11 b/g/n speed and BT 2.1. It is	
	<b>CN 44</b>		directly connected to the CPU module.	
	<ul> <li>SMA connector</li> </ul>	J14	•An SMA connector provides antenna	
			connection for both Wifi and Bluetooth	
			communications.	
3G / GPS	•Ericsson	J10	This module provides access to 3.5G	FPGA
	F5321GW		protocols and to a GPS system. This is a	
	module		mini PCI Express form factor module. It is	
	•SIM card con.	P200	connected to the HUB U14.	
			The SIM card is directly managed by the	
			Ericsson module itself.	
High-speed	Spartan6	P3 – P8	Provides 3GHz links from Spartan6	FPGA
links	transceivers		transceivers through differential pairs	
			connected to SMB connectors.	
PCIe links	Spartan6		Provides two PCI Express lanes between	FPGA -
	transceivers		the Spartan6 and the CPU board. PCI	CPU
			reference clock is coming from an on-	
			board reference oscillator or could be	
			driven directly from the CPU board. (This functionality is not available on the current CPU	
SATA links	Circo into in C	122	<i>board.)</i> Provides one SATA 1 connection between	FPGA -
SATA IINKS	Spartan6	J32		CPU
	transceivers		the Spartan6 and the CPU board. (This functionality is not available on the current CPU	CPU
			board.)	
			In addition, a second link is available	
			through an external SATA connector (J32).	
			(This connection is third vendor IP dependent and not provided by the REDS)	
Expansion	Samtec FMC LPC	J6, J7	Provides 34 differential lines or 68 single-	FPGA
			ended signals per FMC connectors. I2c,	
			cloks, jtag and power are provided as well.	
			They are linked directly to the Spartan6.	
Expansion	DDK DHB 80 pin	J5	Provides 78 GPIOs (and 2 GND). Mainly	FPGA
			used to connect to REDS proprietary boards	
General user int	terfaces		1	 
User buttons	Spartan3AN User Button	SW13, SW14	Provides user dedicated buttons to the Spartan3AN.	FPGA
Jumpers	FTDI Jumper	W11,	Disconnect Eeprom U9 from FTDI chip U8	FPGA <sup>3</sup>
JUILINELS	Fibijuliper	VV I I,	Disconnect ceptoin 03 nom Fibi chip 08	FFGA

<sup>3</sup> Only available on version 1.0 or later of the Reptar board



Туре	Components / Interfaces	Schematic Reference	Description	Board Location
Connector	I2C connector	W2	Provide access to the on-board I2C bus from CPU.	FPGA – CPU
Connector	SPI connector	W3	Provide access to the on-board SPI bus from CPU.	FPGA - CPU
Connector	UART connector	W6	Can be used to provide access to an UART bus implemented in the FPGA or by a user application on the CPU through the local bus.	FPGA
Connector	CAN bus	J45, U27	Provide a compliant CAN bus connection to/from the Spartan6.	FPGA
Switch	Spartan6 user switch	S4	Provides a user dedicated 10 positions switch to the Spartan6. Position 1 is reserved for local bus output enable.	FPGA
Switch	Spartan3 user switch	S7	Positions 5 to 7 are user dedicated switches. Positions 2, 3 and 8 to 10 are reserved for configuration modes. Position 1 is reserved for local bus output enable.	FPGA
Buttons	Spartan6 user buttons	SW1 to SW8	Provides 8x user dedicated buttons to the Spartan6.	FPGA <sup>4</sup>
Leds	Spartan6 user leds	D21 to D28	Provides 8x user dedicated leds from the Spartan6.	FPGA <sup>4</sup>
Buttons	CPU user buttons	SW9 to SW12	Provides 4x user dedicated buttons to the CPU	FPGA <sup>4</sup>
Leds	CPU user leds	D18 to D20	Provides 3x user dedicated leds from the CPU	FPGA <sup>4</sup>
Buttons	CPU user buttons	SW1 to SW5	Provides 5x user dedicated buttons to the CPU	CPU <sup>4</sup>
Leds	CPU user leds	D2, D3, D11, D14	Provides 3x user dedicated leds from the CPU	CPU <sup>4</sup>
Sensors and A	ctuators			
Sensor	Temperature	U20	Provide temperature measure (I2C link)	FPGA
Sensor	Light	U22	Provide luminosity measure (I2C link)	FPGA
Sensor	Accelerometer	U21	Provide acceleration measure (SPI link)	FPGA
Button	Incremental Encoder	SW15		FPGA
Buzzer	TDK Magnetic buzzer	U28		FPGA
AD & DA				
ADC	Analog Device ADS7950	U25, J33, J34, J35, J36	12bit, 4 channels analog-to-digital converter. It is connected to 4x two pins screw terminals.	FPGA
DAC	Analog Device U26, J41, AD7398 J42, J43, J44		12bit, 4 channels digital-to-analog converter. It is connected to 4x two pins screw terminals.	FPGA
Audio	-	•		
Digital	Toshiba Toslink	J31, J40	Provide I/O optical audio links to the Spartan6	FPGA

 $<sup>^4</sup>$  Partially available on version 0.1 / Fully available on version 1.0 or later



Туре	Components / Interfaces	Schematic Reference	Description	Board Location
Analog Line IN	1x Jack connector	J2	Audio IN to the CPU.	CPU
Preamp. Line OUT	1x Jack connector	J3	Audio OUT from the CPU.	CPU
MIC Line	1x Jack connector	J1	MIC Line to the CPU.	CPU
Clocking Circuitr	γ			
100MHz	Main Spartan6 oscillator	Y3	Used to clock internal logic of the Spartan6. It is used to drive the FPGA internal PLLs.	FPGA
100MHz	Main Spartan3AN oscillator	Y5	Used to clock internal logic of the Spartan3AN.	FPGA
25MHz	Common oscillator to Spartan6 and Saprtan3	Y2	Optional slow clock.	FPGA
125MHz	Dedicated PCIe oscillator	U23	Provide standard clock for the dedicated transceiver PLL used for the PCI Express interface.	FPGA
150MHz	Dedicated SATA oscillator	Y4	Provide standard clock for the dedicated transceiver PLL used for the SATA interface.	FPGA
Configuration ci				
Configuration	Xilinx XCF32P PlatformFlash	U36	Used to store up to 4 compressed bit- streams for the FPGA Spartan6. Could be used in Slave or Master modes. Programmable through the main JTAG chain	FPGA
Mode switch	JTAG source selector	S7	Wired to the SP3. Position 2 selects the JTAG source for the main chain (ON: header, OFF: SMT). Position 3 must be always ON.	FPGA
Mode switch	Spartan6 configuration mode	S7	Wired to the SP3. Position 4 selects the bitstream source for the SP6 (ON: platform Flash, OFF: CPU).	FPGA
Mode switch	Spartan3AN modes selector	S7	Positions 8 to 10 select the configuration mode of the Spartan3AN.	FPGA
Button	Spartan6 Reconfiguration	S9	Used to reload the Spartan6 bitstream	FPGA
LED	Spartan6 ConfDone	D30	If on, the Spartan6 is not configured	FPGA
Button	Spartan3AN Reconfiguration	S8	Used to reload the Spartan3AN bitstream	FPGA
LED	Spartan3AN ConfDone	D49	If on, the Spartan3AN is not configured	FPGA
Jumper	Spartan6 CSI	W17	Used to disconnect Chip Select functionality (for readback feature) when removed.	FPGA <sup>3</sup>
Jumper	Spartan6 RDWR	W16	Used to disconnect readback functionality when removed.	FPGA <sup>3</sup>
Jumper	Spartan6 VCCO_0 HSWAPEN	P1	Disable pull-ups while the Spartan6 is not configured when removed	FPGA
Jumper Jumpers		P1 W7, W8,	Disable pull-ups while the Spartan6 is not	



Туре	Components / Interfaces	Schematic Reference	Description	Board Location
	selector	W9, W10,	or FMC1 or PlatformFlash respectively,	
		W14, W15	when in position 2-3.	
JTAG Mux	JTAG source selection	U30, U32	Allow to choose between the JTAG 14 pins connector and the Digilent SMT USB JTAG emulator as the source of the main JTAG chain. This mux is driven by the Spartan3AN.	FPGA
Debug connec	tors			
Headers	2x 16 pins headers	J38, J39	Provides debug means for the Spartan6.	FPGA
Headers	1x 16 pins headers	18	Provides debug means for the Spartan6.	FPGA
Headers	1x 8 pins headers	W1	Provides debug means for the Spartan6.	FPGA
Mictor	1x 38 pins Mictor	J31	Provides debug means for the Spartan6.	FPGA
Mictor	1x 38 pins Mictor	J48	Provides debug means for the Spartan3AN.	FPGA
Console	•1x CP2103 UART to USB interface •1x Mini-USB connector	U11, J43	Linux console access via a Mini-USB connector.	CPU
JTAG	1x JTAG TI connector	J29	Provides debug means for the CPU.	CPU
Headers	1x 8 pins header	W1	Provides debug means for the CPU.	CPU
Power supply				
LED	Power LED	D51, D50, D53, D54, D52, D55	When on, indicated good power state for 5V, 2V5, 3V3, 12V, 1V8 and DDR2_1V8	FPGA <sup>3</sup>
Jumper	Spartan6 VCCO_0 power selector	W4	Allow to power Spartan6 bank 0 from 2V5 or 3V3.	FPGA
Jumper	Spartan6 VCCO_3 power selector	W5	Allow to power Spartan6 bank 3 from 2V5 or 3V3.	FPGA <sup>3</sup>
LED	Power LED	D10, D12, D13, D20	When on, indicated good power state for 1V8, 3V3, 5V and 12V	CPU
Jumper	CPU VIO source selector	W2	Choose VIO 1V8 source from FPGA board or COM Module internal regulator	CPU
Power RTC	CR1225	X1	3V battery for RTC	CPU

Table 1 - Components & Functionalities details



## **3.3 USB INTERFACE**

The USB sub-system of the REPTAR board is located onto the CPU board. The CPU module from Variscite provides two USB 2.0 high-speed controllers. One is a HOST controller and the other is an OTG controller.

The OTG is directly linked to a mini OTG connector, whereas the HOST is attached to a USB HUB 7 ports.

- 6 ports are directly linked to double USB A connectors.
- The remaining port is used to connect, through the BTB<sup>5</sup> connectors, the 3G/GPS module located on the FPGA board.




Figure 4 - USB Sub-system

<sup>&</sup>lt;sup>5</sup> Board-To-Board connectors used to link the CPU and the FPGA boards together.



## **3.4** CLOCKING CIRCUITRY

The REPTAR board's clocking circuitry is designed to be simple and easy to use.

Two separate 100MHz oscillators are used to drive the clocking trees of the Spartan6 and the Spartan3AN.

A slow oscillator at 25MHz is available for both FPGAs.

Separate oscillators provide stable references for the Spartan6 device's phase-locked loops (PLLs). These dedicated PLLs are used to distribute the PCI Express (125MHz), SATA (150MHz) and DDR2 MCB block clocks (the last one is not illustrated below).




Figure 5 – Spartan6 Clocks sub-system



## 3.5 JTAG CHAINS

#### 3.5.1 FPGA


The configuration JTAG chain illustrated below is constituted of the following components:


- FMC2 connector
- FMC1 connector
- Xilinx PlatformFlash
- Xilinx Spartan6

This chain can be driven, through a discrete mux (controlled by the Spartan3AN), either by a standard 14-pin connector or by a USB-JTAG module from Digilent (www.digilent.com).

The Digilent module allows connecting the REPTAR board directly to the Xilinx Impact programming tool using a simple USB cable.

It is also possible to use a standard Xilinx USB Platform Cable connected to the 14-pin header connector.





A second JTAG chain exists to program the Spartan3AN, only.

## 3.5.2 CPU

The JTAG chain for the CPU is mainly used to perform debugging with specific tools, such as Code Composer Studio. The JTAG connector onto the CPU board is compliant with TI



emulators. The connector on the board is a 20-pins header of type TI compact (1.27 mm of pitch).





## 4. **DIMENSIONS**




Figure 7 - FPGA Board dimensions




Figure 8 - CPU Board dimensions



This side view shows from bottom to top:

- Plexiglas Support
- FPGA mainboard
- CPU board
- 7" display (at 45°)




Figure 9 - REPTAR Board side view




## 5. POWER SUPPLIES

The main circuitry is a Linear Technologies  $\mu$ Module LT4628. It supports an <u>input voltage</u> <u>between 7V and 26V</u> and generates a main <u>5V/16 A output</u> to supply the other regulators.

Altogether, including two FMC boards connected to the board, the <u>REPTAR power</u> consumption must not exceed 80 Watt.

When all the programmable components (ARM CPU, Spartan3 and Spartan6) are running the standard binaries provided with the REPTAR BSP, the power consumption is about 24W.

The image below shows the power supplies of the REPTAR board and the main peripherals powered by them.





## 6. ADDITIONAL INFORMATION

#### 6.1 **REVISION HISTORY**

Chapter	Date	Version	Changes Made
All	June 2012	1.0	<ul> <li>First publication.</li> </ul>
2.2, 3.1,	Sept 2013	1.1	<ul> <li>Updated images and tables.</li> </ul>
3.2, 3.5			<ul> <li>Completed descriptions</li> </ul>

Table 2 - Revision History

## **6.2 C**ONTACT

For further information about the REPTAR board, contact the REDS institute directly:

HEIG-VD REDS Institute Route de Cheseaux 1 CH-1401 Yverdon-les-Bains

reds@heig-vd.ch